

FIG. 1




FIG. 2

0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5	6 7 8 9 0 1 2 3	4 5 6 7 8 9 0 1		
DESTINATION ADDRESS (48 BITS)				
			MAC HDR	
SOURCE ADDRESS (48 BITS)				
ETHERTYPE	VERSN HDRLEN	TYPE OF SERVICE		
16 BIT IP TOTAL LENGTH (BYTES)	16 BIT IP IDE			
FLAGS 13 BIT FRAGMENT OFFSET	TIME TO LIVE	PROTOCOL	IP HDR	
16 BIT IP HEADER CHECKSUM	32 BIT IP SOU			
	32 BIT IP DESTINATION ADDRESS		↓	
	16 BIT TCP SOURCE PORT			
16 BIT TCP DESTINATION PORT	32 BIT SEQUENCE NUMBER			
	32 BIT ACKNOWLEDGEMENT NBR		TCP HDR	
	HDRLEN	FLAGS		
16 BIT WINDOW SIZE	16 BIT TCP CHECKSUM			
16 BIT URGENT POINTER			<u> </u>	

TEMPLATE HEADER FORMAT FIG. 3

4/6

```
/*-----*/ BEGINNING OF CODE THAT DOES ACK TX PROCESSING ------*/
                  /***** AX DAP *****/
AX_DAP:
      * DO ACK PROCESSING.
      * THE RCV DELACK TIMER HAS EXPIRED.
      * FORMAT AND SEND AN ACK.
     /* TI_LENL6
                       EQU L6
                                                                    */
      /* LNBPL8
                        EQU L8
                                    LARGE INIC BUFFER PTR
                                                                    */
      /* TCP_CSUML11
                        EQU L11
                                                                    */
      /* SYS_SCR
                        EQU SYS_SCR
                                                                    */
     /* GET A DRAM BUFFER TO PUT PCI PAYLOAD IN
                                                                    */
                                                 /* (LNBPL8)
                                                                    */
             GETLDBUF;
           LNBPL8, JCF ZERO DAP0_1;
                                                 /* GO ON IF GOT A BUFFER */
      /* NO BUFFER - SEND EVENT AND TRY LATER */
      MOVE GR0 EX_SACKC,
             SETOPEVNT;
                                                 /* (THWD0L12)
      JSR
                                                                   */
      JMP
             XFSM EXIT;
DAP0_1:
     /* SETUP CANNED HEADER. */
      CLR
            TI_LENL6,
      JSR
            SETCANNEDHDDR; /* (TI_LENL6, TOTLENL10, TCP_CSUML11) */
     /* DMA TEMPLATE HDDR FROM SRAM TO DRAM BUFFER */
     /* SET CHKSUM INTO HEADER */
     ADDL
             ADDR_REGB TCBSRAML5 STCB_TEMPLATE+TPL_TCPCSUM|ADDR15;
     /* READ TEMPLATE HEADER FROM SRAM */
      ANDL SYS SCR TCP CSUML11 H'FFFF';
      SHFTR TCP_CSUML11 C16, LIT_TO_ADDR_REGA STCB_TCPCB+TCB_SHFLAGS;
      ADD
             TCP_CSUML11 SYS_SCR, JCF ALU_B16 '$ + 2';
            TCP CSUML11;
      INCR
                                                      /* ADD IN CARRY
      BTEST SRAM1 TSF_VLANC, JCT ZERO '$ + 2';
                                                      /* GO NO VLAN TAG */
```

FIG. 4A

```
ADD
       ADDR_REGB VLAN_TAG_SZEC;
XOR
       TCP_CSUML11 MINUS_1, WSRAM2_XPOSE;
       FRAME LEN INTO TEMPLATE HEADER FOR MAC SEQR.
* FRAMELEN = TEMPLATE HDR LEN - 2
MOVEL ADDR_REGA STCB_TEMPLATE+TPL_TMPLTLEN;
/* POINT TO TEMPLATE LENGTH */
MOVE CR0 SRAM2, LIT_TO_ADDR_REGB STCB_XMTBYTCNT;
       CR0 MIN_FRAME_LEN, JCT LT '$ + 3';
COMP
/* MAKE SURE FRAME IS MIN LENGTH */
SUBL
       NULL CR0 XMT_HDDR_SIZE_SRAM, WSRAM4;
                                                 /* TEMPLATE HDR - 2 */
JMP
       '$ + 2';
MOVEL SRAM4 ETHER_MIN_TU; /* MIN ETHER FRAME LEN = 60 (+CRC) */
ADD
        CR0 SIZEOF XMITHDR+7C; /* PREPARE TO ROUNDUP XFER SIZE */
MOVE
        RAM_BASE PDDSCPTR, LIT TO ADDR REGB DMA CMD WD;
ANDNL
        SRAM4+ CR0 H'3';
/* PDES->IXFR_SZ ROUNDED TO 8-BYTE BNDRY */
MOVE
       SRAM4+ LNBPL8;
                                           /* PDES->DST ADDR = */
ADDL
       SRAM4 TCBSRAML5 STCB_XMIT_BUFFER; /* PDES->SRC_ADDR = */
/* XXXDMA ORL CH_CMD CTXT_RPROC CCR_S2D; */
/* SET UP TO DMA THE ACK FROM SRAM TO DRAM */
        Q_CTRL Q_S2DC;
MOVE
                                           /* SELECT S2D DMA */
MOVE
        Q_DATA PDDSCPTR;
JCF
        Q OP DONE '$ - 1';
MOVE
        CTXT RTNADL14 PC, JMP PROC SUSPEND;
                                                 /* SUSPEND */
MOVE
        RAM BASE TCBSRAML5;
                                                 /* RESUME */
```

FIG. 4B

6/6

	BSET MOVE /* WRITE	VENT WD FOR XMT Q */ LNBPL8 XMT_TCPIPC; Q_CTRL Q_XMTPRI1C; EINTO QUEUE CONTROL REGISTER TO IND SMIT QUEUE.	DICATE THE PRIORITY	*/ */	
DAP0_	2:				
	/* WRITE /* THIS W /* PRIOR CLR	Q_DATA LNBPL8; A POINTER (TO THE ACK NOW IN DRAM) II VRITE CAUSES THE POINTER TO BE PUSHE ITY TRANSMIT QUEUE. ISRL2, JCT Q_OP_DONE DAP0_3; Q_FULL Q_XMTPRI1C, JCT ZERO DAP0_2;		*/ */ */	
DAP0_2A:					
	/* DROP ORL JSR JMP	= '	/* (FRADDL0) */		
DAP0_3:					
	BCLR JMP	THWD0L12 HE_RDLACKC, XFSM_EXIT;			
/**/					

FIG. 4C

FIG. 4A
FIG. 4B
FIG. 4C

KEY TO FIG. 4